Cs-Web

View on GitHub

Memory Operation

Load(/read/Fetch)

copy the content

memory content doesn’t change

registers cant be used

Instruction and Instruction sequencing

Registr transfer Notation

Assembly Language notation

Represnt machine instructions and programs

Instruction

Instructions contains oPcode and Operend eg: Move LOC,R1 - MOVE

opcde can tell the

Instruction type

Instruction Execution and straight line sequencing

There r 2 phases of Instruction Execution

Instruction Execution and branchin

using loop

Condition Codes

These flags are set to 1 or cleared to 0

immediade adressing

represents the value is shared